

“ Implementation of SD Processor Based On CRDC Algorithm ”

Raj Kumar Verma^{#1}, Mrs.Akanksha Awasthi^{#2}

^{#1}Research Scholar, C.V.R.U, Bilaspur.g. India.

^{#2}Asst.Prof.C.V.R.U., Bilaspur.g. India.

Abstract: In Digital Signal Processing (DSP) there are many complex algorithms for which an efficient hardware implementation is required in real time applications. One such complex algorithm is Singular-value Decomposition (SD) which is an important algorithm with applications in varied domains of signal processing such as direction estimation, spectrum analysis and systems identification. It is a generalized extension to the eigen-decomposition for non-square matrices and is hence of great importance, particularly for subspace based algorithms in signal processing. But SD is known to be a very complicated algorithm with computational complexity $\sim O(N^3)$ (for a $N \times N$ square matrix). For real-time computation of such a complex algorithm the use of a parallel and direct mapped hardware solution is indeed desired.

Hardware and software resources:

1. OS: Windows 9x or upper
 2. RAM : Minimum 512 MB
 3. Programming Language: XILINX 8.6 or upper (VERILOG)
-

I. Introduction

In this chapter basic idea of the project undertaken is explained. Starting from the aim of the project, Importance and the problem associated with the design is also discussed. Finally line of approach to solve the problem is presented and organization of rest of the report is briefly shown.

Importance

The Singular Value Decomposition (SD) is an important matrix factorization with applications in signal processing, image processing and robotics. It is generally acknowledged that the SD is the only generally reliable method for determining the rank of a matrix numerically. The SD is a very useful tool, for example, in analyzing data matrices from sensor arrays for adaptive beam forming, and low rank approximations to matrices in image enhancement. The wide variety of applications for the SD coupled with its computational complexity justifies dedicating hardware to this computation. Designed 2X2 CRDC based SD processor can be used as basic building block for an array of processors of $N \times N$ matrix.

Problem statement

The importance of hardware implementation is now known but there are certain complexities that come on the way of implementation. In a typical computer algorithm for the SD, the sines and cosines of the rotation angles are computed through formulas that require division and square root operations. Also the explicit angles are not required and only the sines and cosines are computed. The rotations are then applied to the 2×2 sub-matrix using standard matrix multiplication techniques. But in this method many time-consuming operations such as multiplication, division, and square root are needed.

The SD is more closely mapped onto hardware through the use of the CRDC algorithms. CRDC algorithm provides an iterative scheme, consisting of simple addition and binary shift operations, to compute trigonometric values to any desired precision. The CRDC algorithms can provide the calculation of vector rotation and inverse tangent without costly hardware that proves very beneficial for implementation of SD processor.


Line of approach

The complexity of SD computation and its real-time applications were the inspiration behind efficient hardware implementation. In SD processor time consuming operations like multiplication, square root and division are eliminated by the use of CRDC algorithm. CRDC algorithm only requires simple shift and additions which efficiently maps SD processor.

Basic CRDC architecture

An iterative CRDC architecture can be obtained simply by duplicating each of the three difference equations in hardware as shown in Figure.

Figure: Basic CRDC hardware



The decision function, d_i is driven by the sign of the y or z register depending on whether it is operated in rotation (z_i) or vectoring mode (y_i). In operation, the initial values are loaded via multiplexers into the x, y and z registers. Then on each of the next n clock cycles, the values from the registers are passed through the shifters and adders-subtractors and the results placed back in the registers. The shifters are modified on each iteration to cause the desired shift for the iteration. Likewise, the ROM (Look-up table) address is incremented on each iteration so that the appropriate elementary angle value is presented to the z adder-subtractor. On the last iteration, the results are read directly from the adder-subtractors. A simple state machine is required to keep track of the current iteration, and to select the degree of shift and ROM address for each iteration. As shown above, CRDC iteration requires 2 shifters, 1 table look up and 3 adders. For n bits of precision, n iterations are needed.

II. Conclusion

In linear algebra, the singular value decomposition (SD) is an important factorization of a rectangular real or complex matrix, with several applications in signal processing and statistics.

A 2X2 CRDC based SD processor was designed and successfully simulated. CRDC algorithm was used to simplify the computational complexities of SD calculation. Apart from calculating the SD of a 2x2 matrix the processor is able to calculate basic CRDC functions also that are sine/cosine, inverse Tan.

References

- [1]. Golub, G. H. and Van Loan, C. F. (1965), "Calculating the singular values and pseudo-inverse of a matrix", SIAM J. Numer. Anal. 2, Ser. B (1965) pp 205-224
- [2]. Sibul, L. H. (1984), "Application of Singular-value Decomposition to Adaptive beamforming", IEEE Int. Conf. Acoustics, Speech, and Signal Processing, 2:33.11.1-33.11.4
- [3]. Andrews, H. C. and Patterson, C. L. (1976), "Singular Value Decompositions and Digital Image Processing", IEEE Trans. Acoustics, Speech, and Signal Processing, ASSP- 24(1), pp 26-53
- [4]. Volder, J. (1959), "The CORDIC Trigonometric Computing Technique", IRE Trans. Electronic Computers, EC-8(3), pp 330-334
- [5]. Cavallaro, J.R. and Luk, F.T. (1988), "CORDIC Arithmetic for an SVD Processor", Journal for Parallel and Distributed Computing, vol. 5, pp. 271-290
- [6]. Kota, K. (1991), "Architectural, Numerical and Implementation Issues in the VLSI Design of an Integrated CORDIC SVD Processor", Master's thesis, Rice University, Department of Electrical and Computer Engineering.
- [7]. Luk, F. T. (), "Architectures for Computing Eigenvalues and SVDs", Proc. SPIE Highly Parallel Signal Processing Architectures, 614.
- [8]. Luk, F. T. (1985), "A Parallel Method for Computing the Generalized Singular Value Decomposition", Journal of Parallel and Distributed Computing, 2: pp 250-260
- [9]. Luk, F. T. (1980), "Computing the Singular Value Decomposition on the ILLIAC IV", ACM Transactions on Mathematical Software, 6(4): pp 524-539
- [10]. Meggitt, J. E. (1962), "Pseudo Division and Pseudo Multiplication Processes", IBM Journal, pages 210-226
- [11]. Speiser J. M. and Whitehouse, H. J. (1983), "A Review of Signal Processing with Systolic Arrays", Proc. SPIE Real-Time Signal Processing, 431(VI) pp 2-6
- [12]. Ercegovic, M. D. and Lang, T. (1990), "Redundant and on-line CORDIC: application to matrix triangularization and SVD", IEEE Trans. Computers, vol. 39, pp. 725-740